Source: Wikipedia. Pages: 146. Chapters: Finite-state machine, Microprocessor, Digital signal processing, Computer data storage, Bus, Control unit, Microcontroller, Transistor¿transistor logic, CMOS, Logic analyzer, Sequential logic, Flip-flop, Slave clock, Bistability, UML state machine, List of 7400 series integrated circuits, Schmitt trigger, Reconfigurable computing, Signal integrity, Soft error, Microprocessor chronology, Logic family, Delay line memory, List of 4000 series integrated circuits, Glitch art, Numerically-controlled oscillator, Metastability in electronics, Power gating, Reversible computing, Power network design, Register file, Logical effort, Single event upset, Power optimization, Logic synthesis, XAP processor, Logic level, VPLEX, Antenna effect, Three-state logic, Asynchronous serial communication, Simatic S5 PLC, Antifuse, Xilinx ISE, Frequency counter, Analog-to-digital timeline, SerDes, Message Signaled Interrupts, Field-programmability, Rapid single flux quantum, Jitterlyzer, Three-input universal logic gate, Bit slicing, Propagation delay, Computron tube, Design for manufacturability, Logic redundancy, Delay-locked loop, Bus analyzer, Single stuck line, Design flow, Double data rate, Self-clocking signal, Media processor, LiquidHD, Programmable Interrupt Controller, Channel router, Logic optimization, Elastic interface bus, Leading zero, Interconnect bottleneck, Glitching, C-element, Front Panel Data Port, Data storage tag, Antistatic bag, In-system programming, Multi-channel length, Voltage regulator module, Early completion, IP hardening, Semiconductor memory, Degradation, Logic probe, Fault model, Time-Slot Interchange, Delay Insensitive Minterm Synthesis, Triggering device, Clock edge, Multi-threshold CMOS, Programmable interval timer, Parametron, HCMOS, Additron Tube, Quantum flux parametron, Quad Data Rate, Antistatic device, Multiple-emitter transistor, Transition time, Runt pulse, C166 family, Asymmetric C-element, PLEDM, Bit level device, High-speed transceiver logic, Adiabatic circuit, Stuck-at fault, Mobile processor, Direct-coupled transistor logic, PCMOS, Digital Clock Manager, Power¿delay product, Fuzzy electronics, Philips NORbits, Radio-on-a-chip, Ingress cancellation, Charge sharing, MVCML, Nanoroute, Transfer curve, C167 family, Serial FPDP. Excerpt: UML state machine is a significantly enhanced realization of the mathematical concept of a finite automaton in Computer Science applications as expressed in the Unified Modeling Language (UML) notation. The concepts behind this are about organizing the way a device, computer program, or other (often technical) process works such that an entity or each of its sub-entities are always in exactly one of a number of possible states and where there are well-defined conditional transitions between these states. UML state machine, known also as UML statechart, is an object-based variant of Harel statechart adapted and extended by UML. UML state machines overcome the main limitations of traditional finite-state machines while retaining their main benefits. UML statecharts introduce the new concepts of hierarchically nested states and orthogonal regions, while extending the notion of actions. UML state machines have the characteristics of both Mealy machines and Moore machines. They support actions that depend on both the state of the system and the triggering event, as in Mealy machines, as well as entry and exit actions, which are associated with states...