Digital Logic Design Using Verilog: Coding and RTL Synthesis - Vaibbhav Taraate
-40% koodiga BOOKS
Saadetis 12-18 tööpäeva jooksul
30-päevane tagastamisõigus
This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includ ... Täielik kirjeldus
Võib-olla meeldib sulle ka
Kirjeldus
This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists.
Lisateave
| Autor | Vaibbhav Taraate |
|---|---|
| Kirjastaja | Springer Nature Singapore |
| Väljalaskeaasta | 2022 |
| Kaanetüüp | Pehme kaanega |
| EAN | 9789811632013 |