Formal Semantics and Proof Techniques for Optimizing VHDL Models - Philip A. Wilsey,Sheetanshu L. Pandey,Kothanda Umamageswaran
-40% koodiga BOOKS
Saadetis 17-23 tööpäeva jooksul
30-päevane tagastamisõigus
Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In ... Täielik kirjeldus
Võib-olla meeldib sulle ka
TOP
If Anyone Builds It, Everyone Dies: The Case Against Superintelligent AI
Eliezer Yudkowsky, Nate Soares
-40% koodiga BOOKS
Meie tarnija laos
TOP
Open Circuits: The Inner Beauty of Electronic Components
Eric Schlaepfer, Windell Oskay
-40% koodiga BOOKS
Meie tarnija laos
TOP
Get started with MicroPython on Raspberry Pi Pico: The Official Raspberry Pi Pico Guide
-40% koodiga BOOKS
Meie tarnija laos
TOP
Nucleo Boards Programming with the STM32CubeIDE: Hands-on in more than 50 projects
-40% koodiga BOOKS
Meie tarnija laos
TOP
Data-Driven Science and Engineering: Machine Learning, Dynamical Systems, and Control
Steven L. Brunton, J. Nathan Kutz
-40% koodiga BOOKS
Meie tarnija laos
TOP
Fundamentals of Aerodynamics ISE
Christopher Cadou, John D. Anderson
-40% koodiga BOOKS
Meie tarnija laos
TOP
Black Holes: The Key to Understanding the Universe
-40% koodiga BOOKS
Meie tarnija laos
TOP
KiCad Like A Pro - Fundamentals and Projects: Getting started with the world's best open-source PCB tool
-40% koodiga BOOKS
Meie tarnija laos
TOP
How To Read Water: Clues & Patterns from Puddles to the Sea
-40% koodiga BOOKS
Meie tarnija laos
TOP
Foundations of Flavor: The Noma Guide to Fermentation: Including Step-By-Step Information on Making and Cooking with: Koji, Kombuchas, Shoyus, Misos, Vinegars, Garums, Lacto-Ferments and black Fruits Vegetables
-40% koodiga BOOKS
Meie tarnija laos
TOP
Make: Electronics: Learning by Discovery: A hands-on primer for the new electronics enthusiast
-40% koodiga BOOKS
Meie tarnija laos
TOP
The Idea Factory: Bell Labs and the Great Age of American Innovation
-40% koodiga BOOKS
Meie tarnija laos
TOP
Flowers For Algernon: A Modern Literary Classic
-40% koodiga BOOKS
Meie tarnija laos
TOP
Professional SMD Assembly: Practical Low-Cost Methods for Reliable PCB Production
-40% koodiga BOOKS
Meie tarnija laos
TOP
Blood in the Machine: The Origins of the Rebellion Against Big Tech
-40% koodiga BOOKS
Meie tarnija laos
Kirjeldus
Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions. Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL.
Lisateave
| Autor | Philip A. Wilsey, Sheetanshu L. Pandey, Kothanda Umamageswaran |
|---|---|
| Kirjastaja | Springer US |
| Väljalaskeaasta | 1998 |
| Kaanetüüp | Kõvakaaneline |
| EAN | 9780792383758 |