Tasuta kohaletoimetamine tellimustele üle 29 €
  • check 10+ miljonit raamatut
  • check Uued tooted iga päev
  • check Meid usaldab üle 1 miljoni kliendi
  • check Hea hind ja allahindlused
  • check Tarne üle kogu Euroopa

Logic Design and Verification Using SystemVerilog - Donald Thomas

inglise keel
2016-01-01
67,89 € 113,15 €

-40% koodiga BOOKS

Meie tarnija laos

Saadetis 10-16 tööpäeva jooksul

30-päevane tagastamisõigus

SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: * students currently in an introductor ... Täielik kirjeldus

Võib-olla meeldib sulle ka

Kirjeldus

SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: * students currently in an introductory logic design course that also teaches SystemVerilog, * designers who want to update their skills from Verilog or VHDL, and * students in VLSI design and advanced logic design courses that include verification as well as design topics. The book starts with a tutorial introduction on hardware description languages and simulation. It proceeds to the register-transfer design topics of combinational and finite state machine (FSM) design - these mirror the topics of introductory logic design courses. The book covers the design of FSM-datapath designs and their interfaces, including SystemVerilog interfaces. Then it covers the more advanced topics of writing testbenches including using assertions and functional coverage. A comprehensive index provides easy access to the book's topics.The goal of the book is to introduce the broad spectrum of features in the language in a way that complements introductory and advanced logic design and verification courses, and then provides a basis for further learning.Solutions to problems at the end of chapters, and text copies of the SystemVerilog examples are available from the author as described in the Preface.

Lisateave

Autor Donald Thomas
Kirjastaja CreateSpace Independent Publishing Platform
Väljalaskeaasta 2016
Kaanetüüp Pehme kaanega
EAN 9781523364022
Kirjuta oma arvustus
Te vaatate: Logic Design and Verification Using SystemVerilog
Teie hinnang:

Goodreads'i arvustused

67,89 € 113,15 €