Network-on-Chip: Architecture, Optimization, and Design Explorations -
-40% koodiga BOOKS
Saadetis 17-23 tööpäeva jooksul
30-päevane tagastamisõigus
Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers diffe ... Täielik kirjeldus
Võib-olla meeldib sulle ka
Kirjeldus
Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems.
Lisateave
| Kirjastaja | IntechOpen |
|---|---|
| Väljalaskeaasta | 2022 |
| Kaanetüüp | Kõvakaaneline |
| EAN | 9781839681486 |