Tasuta kohaletoimetamine tellimustele üle 29 €
  • check 10+ miljonit raamatut
  • check Uued tooted iga päev
  • check Meid usaldab üle 1 miljoni kliendi
  • check Hea hind ja allahindlused
  • check Tarne üle kogu Euroopa

Verification Techniques for System-Level Design - Mukul Prasad,Indradeep Ghosh,Masahiro Fujita

inglise keel
2007-11-01
110,21 € 183,68 €

-40% koodiga BOOKS

Meie tarnija laos

Saadetis 31-37 tööpäeva jooksul

30-päevane tagastamisõigus

This book will explain how to verify SoC (Systems on Chip) logic designs using "formal? and "semiformal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional? verification), but many subtle design errors cannot be caught by simulati ... Täielik kirjeldus

Võib-olla meeldib sulle ka

Kirjeldus

This book will explain how to verify SoC (Systems on Chip) logic designs using "formal? and "semiformal? verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional? verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.

Lisateave

Autor Mukul Prasad, Indradeep Ghosh, Masahiro Fujita
Kirjastaja Elsevier Science
Väljalaskeaasta 2007
Kaanetüüp Kõvakaaneline
EAN 9780123706164
Kirjuta oma arvustus
Te vaatate: Verification Techniques for System-Level Design
Teie hinnang:

Goodreads'i arvustused

110,21 € 183,68 €